


IEEE MCSoC'13 Final Program

MCSoC'13

2013 IEEE 7th International Symposium on Embedded Multicore/Many-core SoCs

September 26-28 2013

National Institute of Informatics, Tokyo, Japan



Program at a Glance

September 26 th		September 27 th			September 28 th				
9:10	Registration	9:10	Registration			9:10	Registration		
9:30	Opening								
9:50 -10:50	Keynote 1	9:20 -10:20	Keynote 3			9:20 -10:20	Keynote 6		
10:50 -11:05	Coffee break	10:20 -10:35	Coffee break			10:20 -10:35	Coffee break		
11:05 -11:50	ATMG invited 1	10:35 -11:20	LHAM invited 1			10:35 -12:05	McSoC5	McSoC6	Special Session: NEST
11:50 -13:00	Lunch	11:25 -12:40	McSoC3	Special Session: LHAM1	Special Session: HMC				
13:00 -14:40	McSoC1	Special Session: ATMG1	12:40 -13:50	Lunch			12:05 -12.20	Closing	
14:45 -15:45	Keynote 2		13:50 -14:50	Keynote 4					
15:45 -16:30	ATMG invited 2		14:50 -15:35	LHAM invited 2					
16:30- 16:45	Coffee break		15:35 -15:50	Coffee break					
16:45 -18:00	McSoC2	Special Session: ATMG2	15:50 -17:05	McSoC4	Special Session: LHAM2				
18:05 -18:50	ATMG invited 3		17:10 -18:10	Keynote 5					
19:00 --	Welcome Reception		18:30 --	Banquet					

Time Table and Program

Thursday, September 26th

Start	End	Duration	Session (Room)	Details
9:10	9:30	20 min	Registration	
9:30	9:50	20 min	Opening (Conference room 3 and 4)	Welcome and Opening Remarks
9:50	10:50	60 min	Keynote 1 (Conference rooms 3 and 4)	<p>“The Plural Architecture: Shared Memory Many-cores with Hardware Scheduling” Ran Ginosar (<i>EE & CS, Technion, Israel</i>)</p> <p>Session Chair: Hideharu Amano (<i>Keio University, Japan</i>)</p>
10:50	11:05	15 min	Break	
11:05	11:50	45 min	ATMG invited 1 (Conference rooms 3 and 4)	<p>“Data-Driven Modeling in Auto-Tuning” Weichung Wang (<i>National Taiwan University, Taiwan</i>)</p>
11:50	13:00	70 min	Lunch	
13:00	14:40	100 min	MCSoc 1 (Conference room 4)	<p><u>Multicore/Many Core Systems</u> Chair: Hiroki Nakahara (<i>Kagoshima University, Japan</i>)</p> <p>Software Migration for Parallel Execution on a Multicore Tablet: A Case Study, Weihua Sheng, Philipp Szymanski, Rainer Leupers and Gerd Ascheid (<i>RWTH Aachen University, Germany</i>)</p> <p>A fine-grained dependable optically reconfigurable gate array as a multi-soft-core processor platform, Retsu Moriwaki and Minoru Watanabe (<i>Shizuoka University, Japan</i>)</p> <p>Design and Implementation of an Efficient and Realistic</p>

				<p>Cooperative Core Architecture, Tomoyuki Nagatsuka and Kenji Kise (<i>Tokyo Institute of Technology</i>)</p> <p>A formal evaluation of mean-time access latencies for interleaved on-chip shared banked-memory in manycores, Stephane Louise (<i>CEA LIST, France</i>)</p>
13:00	14:40	100 min	<p>Special Session: ATMG 1 (Conference room 3)</p>	<p><u>Autotuning systems and tools</u></p> <p>Energy Optimization for Scientific Programs using Auto-tuning Language ppOpen-AT, Takahiro Katagiri, Cheng Luo, Reiji Suda, Shoichi Hirasawa, and Satoshi Ohshima (<i>The University of Tokyo, Japan</i>)</p> <p>BOAST: Bringing Optimization through Automatic Source-to-Source Transformations, Brice Videau, Vania Marangozova-Martin, and Johan Cronsioe (<i>LIG, France</i>)</p> <p>Auto-Tuning of Data Communication on Heterogeneous Systems, Marc Jorda (1*), Ivan Tanasic, Javier Cabezas, Lluís Vilanova, Isaac Gelado, and Nacho Navarro (<i>Barcelona Supercomputing Center</i>)</p>
14:45	15:45	60 min	<p>Keynote 2 (Conference rooms 3 and 4)</p>	<p>“Many-core System Designs through Effective Routing Support and Reconfigurability” José Flich (<i>Universidad Politécnica de Valencia, Spain</i>)</p> <p>Session chair: Tsutomu Yoshinaga (The University of Electro-Communications, Japan)</p>
15:45	16:30	45 min	<p>ATMG invited 2 (Conference rooms 3 and 4)</p>	<p>“Parameter Tuning for Massively Parallel Monte-Carlo Tree Search” Kazuki Yoshizoe (<i>Japan Science and Technology Agency / Tokyo Institute of Technology, Japan</i>)</p>
16:30	16:45	15 min	Break	
16:45	18:00	75 min	<p>MCSoc 2 (Conference room 4)</p>	<p><u>NoC Architectures</u> Chair: Tsutomu Yoshinaga (<i>The University of Electro-Communications, Japan</i>)</p>

				<p>Performance Degradation by Deactivated Cores in 2-D Mesh NoCs Ikki Fujiwara, Michihiro Koibuchi and Hiroki Matsutani (<i>National Institute of Informatics, Japan</i>)</p> <p>Design of a GALS-NoC using Soft-cores on FPGAs Hideki Katabami, Hiroshi Saito (<i>The University of Aizu, Japan</i>)) and Yoneda Tomohiro (<i>National Institute of Informatics, Japan</i>)</p> <p>Study of Application of Network Coding on NoCs for Multicast Communications, Ahmed Shalaby, Mohamed Ragab and Victor Goulart (<i>Egypt-Japan University of Science and Technology, Egypt</i>)</p>
16:45	18:00	75 min	Special Session: ATMG 2 (Conference room 3)	<p><u>Applications and Performance Evaluation</u></p> <p>OpenMP/MPI Implementation of Tile QR Factorization on T2K open supercomputer, Tomohiro Suzuki and Hideki Miyashita (<i>University of Yamanashi, Japan</i>)</p> <p>A Comparison of Performance Tunabilities between OpenCL and OpenACC, Makoto Sugawara(*1), Shoichi Hirasawa, Kazuhiko Komatsu, Hiroyuki Takizawa and Hiroaki Kobayashi (<i>Tohoku University, Japan</i>)</p> <p>Early Experiences for Adaptation of Auto-tuning by ppOpen-AT To Explicit Method, Takahiro Katagiri, Satoshi Ito and Satoshi Ohshima (<i>The University of Tokyo, Japan</i>)</p>
18:05	18:50	45 min	ATMG invited 3 (Conference rooms 3 and 4)	<p>Verified Numerical Computations for Matrix Multiplication based on High Performance BLAS, Katsuhisa Ozaki (<i>Shibaura Institute of Technology, Japan</i>)</p>
19:00	--	--	Welcome Reception	

Friday, September 27th

Start	End	Duration	Session (Room)	Details
9:10	9:20	10 min	Registration	
9:20	10:20	60 min	Keynote 3 (Conference rooms 3 and 4)	<p>“Practical Advances and Applications of Asynchronous Design” Peter A. Beerel (<i>University of Southern California, U.S.A</i>)</p> <p>Session chair: Tomohiro Yoneda (<i>National Institute of Informatics, Japan</i>)</p>
10:20	10:35	15 min	Break	
10:35	11:20	45 min	LHAM invited1 (Conference rooms 3 and 4)	<p>“Ease of Porting Parallel HPC Codes to Intel Xeon Phi” Michael McCool (<i>Intel, USA</i>)</p>
11:25	12:40	75 min	MCSoc 3 (Conference room 4)	<p><u>Network/Streaming Processing</u> Chair: Hideyuki Kawashima (<i>University of Tsukuba, Japan</i>)</p> <p>A Packet Classifier using Parallel EVMDD(k) Machine, Hiroki Nakahara, Tsutomu Sasao and Munehiro Matsuura (<i>Kagoshima University, Japan</i>)</p> <p>A Low-Power Link Speed Control Method on Distributed Real-time Systems, Yusuke Kumura, Kazutoshi Suito, Hiroki Matsutani and Nobuyuki Yamasaki (<i>Keio University, Japan</i>)</p> <p>Wire-Speed Implementation of Sliding-Window Aggregate Operator over Out-of-Order Data Streams, Yasin Oge, Masato Yoshimi, Takefumi Miyoshi, Hideyuki Kawashima, Hidetsugu Irie, and TsutomuYoshinaga (<i>The University of Electro-Communications, Japan</i>)</p>
11:25	12:40	75 min	Special Session: LHAM 1 (Conference room 3)	<p>Towards an Extensive Programming Environment for Software Evolution, Hiroyuki Takizawa (<i>Tohoku University, Japan</i>)</p> <p>Experience of Implementing Parallel FFTs on GPU Clusters, Daisuke Takahashi (<i>University of Tsukuba, Japan</i>)</p>

11:25	12:40	75 min	Special Session: HMC (Conference room 2)	<p>Reconfigurable Multi-core Architecture - A Plausible Solution to the von Neumann Performance Bottleneck Chun-Hsien Lu, Chih-Sheng Lin, Hung-Lin Chao, Jih-Sheng Shen, and Pao-Ann Hsiung (National Chung Cheng University, Taiwan)</p> <p>Performance Evaluation of Cauchy Reed-Solomon Coding on Multicore Systems, Lars Lundberg and Tim Karlsson (<i>Blekinge Institute of Technology, Sweden</i>)</p> <p>GPU-based Multi-stream Analyzer on Application Layer for Service-oriented Router, Kazumasa Ikeuchi, Janaka Wijekoon, Shinichi Ishida and Hiroaki Nishi (<i>Keio University, Japan</i>)</p>
12:40	13:50	70 min	Lunch	
13:50	14:50	60 min	Keynote 4 (Conference rooms 3 and 4)	<p>“Network-on-Chip Benchmarks Based on Real MPSoC Applications” Jiang Xu (<i>Hong Kong University of Science and Technology, Hong Kong SAR</i>)</p> <p>Session chair: Kenji Kise (<i>Tokyo Institute of Technology, Japan</i>)</p>
14:50	15:35	45 min	LHAM invited 2 (Conference rooms 3 and 4)	<p>“Software Engineering of Scientific Applications for Portability, Evolvability, and Performance” Shirley Moore (<i>The University of Texas at El Paso, USA</i>)</p>
15:35	15:50	15 min	Break	
15:50	17:05	75 min	MCSoc 4 (Conference room 4)	<p><u>NoC Techniques</u> Chair: Jiang Xu (<i>Hong Kong University of Science and Technology, Hong Kong SAR</i>)</p> <p>“Evaluation of The Scalability of Round Robin Arbiters for NoC Routers on FPGA” Maher Abdelrasoul, Victor Goulart and M. El-Sayed Ragab (<i>Egypt-Japan University of Science and Technology, Egypt</i>)</p> <p>“Deadlock-Recovery Support for Fault-tolerant Routing</p>

				<p>Algorithms in 3D-NoC Architectures Akram Ben Ahmed, Achraf Ben Ahmed, Abderazek Ben Abdallah (<i>The University of Aizu, Japan</i>)</p> <p>Mapping Non-trivial Network Topologies onto Chips, Ikki Fujiwara and Michihiro Koibuchi (<i>National Institute of Informatics, Japan</i>)</p>
15:50	17:05	75 min	<p>Special Session: LHAM 2 (Conference room 3)</p>	<p>“The Future of Accelerator Programming: Abstraction, Performance or Can We Have Both?” Kamil Rocki (<i>The University of Tokyo, Japan</i>)</p> <p>“A HPC Refactoring Catalog: Guidelines to Bridge The Gap between HPC System” Ryusuke Egawa (<i>Tohoku University, Japan</i>)</p>
17:10	18:10	60 min	<p>Keynote 5 (Conference rooms 3 and 4)</p>	<p>“Taming Big Data Streams” Hideyuki Kawashima (<i>University of Tsukuba, Japan</i>)</p> <p>Session chair: Michihiro Koibuchi (<i>National Institute of Informatics, Japan</i>)</p>
18:30	--	--	Banquet	

Saturday, September 28th

Start	End	Duration	Session (Room)	Details
9:10	9:20	10 min	Registration	
9:20	10:20	60 min	<p>Keynote 6 (Conference rooms 3 and 4)</p>	<p>“Embedded and Mobile Software Development for Intel SoCs” Michael McCool (<i>Intel, USA</i>)</p> <p>Session chair: Shinpei Kato (<i>Nagoya University, Japan</i>)</p>
10:20	10:35	15 min	Break	
10:35	12:05	90 min	<p>MCSoc 5 (Conference room 4)</p>	<p><u>Reconfigurable Computing</u> Chair: Minoru Watanabe (<i>Shizuoka University, Japan</i>)</p> <p>The Approximate String Matching on the Hierarchical Memory Machine with Performance Evaluation, Duhu Man, Koji Nakano and Yasuaki Ito (<i>Hiroshima University, Japan</i>)</p>

				<p>An Efficient Implementation of the Hough Transform using DSP slices and block RAMs on the FPGA, Xin Zhou, Yasuaki Ito and Koji Nakano (<i>Hiroshima University, Japan</i>)</p> <p>A Classification Processor for a Support Vector Machine with embedded DSP slices and block RAMs in the FPGA, Yuki Ago, Koji Nakano and Yasuaki Ito (<i>Hiroshima University, Japan</i>)</p> <p>(Short) Spatiotemporal circuit design toward efficient reconfigurable SoCs, Kei Kinoshita, Tomoyuki Okamura, Daisuke Takano, Tetsuhiko Yao and Yoshiki Yamaguchi (<i>University of Tsukuba, Japan</i>)</p>
10:35	12:05	90 min	MCSoc 6 (Conference room 3)	<p><u>Programming/Design Tool</u> Chair: Hiroaki Nishi (<i>Keio University, Japan</i>)</p> <p>Solving SAT-encoded Formal Verification Problems on SoC based on a WSAT algorithm with a new Heuristic for Hardware Acceleration, Kenji Kanazawa and Tsutomu Maruyama (<i>University of Tsukuba, Japan</i>)</p> <p>ArchHDL: A New Hardware Description Language for High-Speed Architectural Evaluation, Shimpei Sato and Kenji Kise (<i>Tokyo Institute of Technology, Japan</i>)</p> <p>Design, Implementation and evaluation of Built-in Functions on Parallel Programming Model in SMYLE OpenCL, Noriko Etani, Takuji Hieda and Hiroyuki Tomiyama (<i>Ritsumeikan University</i>)</p> <p>(Short) Trace Management and Analysis for Embedded Systems, Generoso Pagano, Damien Dosimont, Guillaume Huard, Vania Marangozova-Martin and Jean-Marc Vincent (<i>INRIA, France</i>)</p>
10:35	12:05	90 min	Special Session: NEST	<p><u>Networked Embedded Systems for Internet of Things</u></p> <p>DDNM: Monitoring Environment Noise using Smart Phones,</p>

			(Conference room 2) Hong Yao, Guang Yang, Changkai Zhang, Chengyu Hu and Qingzhong Liang (<i>China University of Geosciences, China</i>) Study on influences analysis of RFID and application in Midget Coil Warehouse, Qingzhong Liang, Yuanyuan Fan and Hong Yao (<i>China University of Geosciences, China</i>) Vulnerability Localization Method Based on Software Structural Signature of Complex Network, Fan Yang, Huanguo Zhang and Jianming Fu (<i>Wuhan University, China</i>)
12:05	12:20	15 min	Closing